
Lab 7


Gerry Glynn

11/3/26


Counter that counts 3 to 0



Drawn State Machine




Mine:
Missing Enable states
Missing Grey code
Missing En=0 loops
Incorrect cycle of outputs (red, yellow, green)
Missinf Enable and Nextstate "AND" gate
Missing reset command.



Class State Machine

Logisim State Machine



Video of FPGA

- Mapping is off.

